

September 2009

# SG1577A Dual Synchronous DC/DC Controller

#### **Features**

- Integrated Two Sets of MOSFET Drivers
- Two Independent PWM Controllers
- Constant Frequency Operation: Free-running Fixed Frequency Oscillator Programmable: 61kHz to 340kHz
- Maximum Input Supply Voltage: 15V
- Programmable Output as Low as 0.7V
- Internal Error Amplifier Reference Voltage: 0.7V±1.5%
- Two Soft-Start / EN Functions
- Programmable Over-Current Protection (OCP)
- 30V HIGH Voltage Pin for Bootstrap Voltage
- Output Over-Voltage Protection (OVP)
- 20-Pin SOP

#### **Applications**

- CPU and GPU Vcore Power Supply
- Power Supply Requiring Two Independent Outputs

#### Description

The SG1577A is a high-efficiency, voltage-mode, dual-channel, synchronous DC/DC PWM controller for two independent outputs. The two channels are operated out of phase. The internal reference voltage is trimmed to 0.7V±1.5%. It is connected to the error amplifier's positive terminal for voltage feedback regulation.

The soft-start circuit ensures the output voltage can be gradually and smoothly increased from zero to its final regulated value. The soft-start pin can also be used for chip-enable function. When two soft-start pins are grounded, the chip is disabled and the total operation current can be reduced to under 0.7mA.

The fixed-frequency is programmable from 60kHz to 340kHz. The Over-Current Protection (OCP) level can be programmed by an external current sense resistor. It has two integrated sets of internal MOSFET drivers.

SG1577A is available in a 20-pin SOP package.

#### **Ordering Information**

Part Number	Operating Temperature Range	<b>Eco Status</b>	Package	Packing Method
SG1577ASY	-40°C to +105°C	Green	20-Lead, Small Outline Package (SOP-20)	Tape & Reel

For Fairchild's definition of Eco Status, please visit: <a href="http://www.fairchildsemi.com/company/green/rohs\_green.html">http://www.fairchildsemi.com/company/green/rohs\_green.html</a>.

### **Application Diagram**




Figure 1. Typical Application

#### **Internal Block Diagram**




Figure 2. Functional Block Diagram

## **Marking Diagram** Fairchild Logo Assembly Plant Code SOP-20 20 Z: GND X: Year Code *ZXYTT* SG1577A Week Code 19 IN2 TT: Die Run Code COMP1 COMP2 TPM S = SOP T: SS1/ENB SS2/ENB P: Y=Green Package M: Mask Version CLP2 CLP1 16 BST2 BST1 DH1 DH2 CLN1 CLN2 DL1 DL2 12 PGND VCC

### **Pin Configuration**




Figure 3. SOP-20 Pin Configuration (Top View)

#### **Pin Definitions**

Name	Pin #	Туре	Description	
RT	1	Frequency Select	Switching frequency programming pin. An external resistor connecting this pin to GND can program the switching frequency. The switching frequency is 61kHz when RT is open and becomes 340kHz when RT is shorted to ground.	
IN1	2	Feedback	Inverting input of the error amplifier. It is normally connected to the switching power supply output through a resistor divider.	
COMP1	3	Compensation	Output of the error amplifier and input to the PWM comparator. It is used for feedback loop compensation.	
SS1/ENB	4	Soft Start/Enable	A 35/15µA internal current source charging an external capacitor for soft-start. Pull down this pin and pin 17 to disable the chip.	
CLP1	5	Over Current Protection	Over-current protection for high-side MOSFET. Connect a resistor from this pin to the high-side supply voltage to program the OCP level.	
BST1	6	Boost Supply	Supply for high-side driver. Connect to the internal bootstrap circuit.	
DH1	7	High-Side Drive	Channel 1, high-side MOSFET gate driver pin.	
CLN1	8	Switch Node	Switch-node connection to inductor. For channel 1 high-side driver's reference ground.	
DL1	9	Low-Side Drive	Low-side MOSFET gate driver pin.	
PGND	10	Driver Ground	Driver circuit reference. Connect to low-side MOSFET GND.	
VCC	11	Power Supply	Supply voltage input.	
DL2	12	Low-Side Drive	Low-side MOSFET gate driver pin.	
CLN2	13	Switch Node	Switch-node connection to inductor. For channel 2, high-side driver's reference ground.	
DH2	14	High-Side Drive	Channel 2 high-side MOSFET gate driver pin.	
BST2	15	Boost Supply	Supply for high-side driver. Connect to the internal bootstrap circuit.	
CLP2	16	Over-Current Protection	Over-current protection for the high-side MOSFET. Connect a resistor from this pin to the high-side supply voltage to program the OCP level.	
SS2/ENB	17	Soft-Start/Enable	A 35/15µA internal current source charging an external capacitor for soft-start. Pull down this pin and pin 4 to disable the chip.	
COMP2	18	Compensation	Output of the error amplifier and input to the PWM comparator. It is used for feedback-loop compensation.	
IN2	19	Feedback	Inverting input of the error amplifier. It is normally connected to the switching power supply output through a resistor divider.	
GND	20	Analog Ground	The reference of internal control circuits.	

#### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. All voltage values, except differential voltages, are given with respect to the network ground terminal. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.

Symbol	Parameter			Max.	Unit
Vcc	Supply Voltage, VCC to GND		16	V	
BST1(or 2) – CLN1(or 2)	BST1(2) to CLN1(2)			16	V
CLN1(or 2) – GND	CLN1(2) to GND for 100ns Transient			18	V
BST1(or 2) – GND	BST1(2) to GND for 100ns Tr		30	V	
DH1(or 2) – CLN1(or 2)				16	V
CLN1(or 2), DL1(or 2)			-0.3	V <sub>CC</sub> +0.3	V
PGND	PGND to GND			± 1	V
$\Theta_{JA}$	Thermal Resistance, Junction-Air			90	°C/W
$T_J$	Operating Junction Temperature		-40	+125	°C
T <sub>STG</sub>	Storage Temperature Range		-65	+150	°C
ESD	Electrostatic Discharge	Human Body Model (HBM)		2	kV
ESD	Protection Level	Charged Device Model (CDM)		1	ΝV

#### **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Unit
Vcc	Supply Voltage		+15	V
T <sub>A</sub>	Operating Ambient Temperature	-40	+105	°C

#### **Electrical Characteristics**

 $V_{\text{CC}}$ =12V,  $T_{\text{A}}$ =25°C, unless otherwise noted.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Vcc UVLO			•	•	•	•
V <sub>CC_ON</sub>	Turn-On Threshold	Vcc Ramp-Up	9.5	10.0	10.5	V
V <sub>CC_HYS</sub>	UVLO Hysteresis	Vcc Ramp-Down	1.5	2.0	2.5	V
Oscillator						
£	Ossillator Fraguency	R <sub>RT</sub> =OPEN	55	61	67	1/11-
$f_{osc}$	Oscillator Frequency	R <sub>RT</sub> =GND	308	340	372	KHz
f <sub>osc,rt</sub>	Total Accuracy	20k $\Omega$ $<$ R <sub>RT</sub>	-10		10	%
D <sub>ON_MAX</sub>	Maximum Duty Cycle		85	90	95	%
Error Amplif	ier					
$V_{REF}$	Internal Reference Voltage	V <sub>CC</sub> =8V, V <sub>CC</sub> =15V	0.6895	0.7000	0.7105	V
$\triangle V_{REF}^{(1)}$	V <sub>REF</sub> Temperature Coefficient	T <sub>A</sub> =0~85°C		0.03		mV/°C
A <sub>VOL</sub>	Open-loop Voltage Gain			77		dB
BW	Unity Gain Bandwidth			3.5		MHz
I <sub>SOURCE</sub>	Output Source Current	IN1=IN2=0.6V	60	80	100	μΑ
I <sub>SINK</sub>	Output Sink Current	IN1=IN2=0.8V	250	400	550	μΑ
V <sub>H RAMP_Peak</sub>	The Peak of VRAMP	Gate Output=D <sub>ON_MAX</sub>	2.45	2.8	3.15	V
V RAMP_Valley	The Valley of VRAMP	No Gate Output	1.05	1.2	1.35	V
Two-Stage S	Soft-Start				I	
I <sub>SOURCE 1</sub> st	1 <sup>st</sup> Soft-start Charge Current	$V_{CLP} < V_{CLN}$ , $V_{SS\_Transition} > V_{SS}$	28	35	42	μΑ
I <sub>SOURCE_2</sub> <sup>nd</sup>	2 <sup>nd</sup> Soft-start Charge Current	$V_{CLP} \! < \! V_{CLN}$ , $V_{SS\_Transition} \! < \! V_{SS}$	13	16	19	μΑ
VSS_Transition	Soft-start Transition Point	Isource_1 <sup>st</sup> Transit to Isource_2 <sup>nd</sup> See Figure 4	1.40	1.42	1.44	V
I <sub>SINK</sub>	Soft-start Discharge Current	$V_{CLP} > V_{CLN}$		50		μA
Protections				l		
I <sub>OCSET</sub>	OC Sink Current	V <sub>CC</sub> =12V	90	120	150	μA
T <sub>OT</sub>	Over-Temperature			150	- 0/	°C
T <sub>OT_hys</sub>	Over-Temperature Hysteresis			20	/-	°C
V <sub>OVP</sub>	Over-Voltage Protection of IN	V <sub>OVP</sub> /V <sub>IN</sub>	118	122	126	%
Output						
I <sub>DH</sub>	High-Side Current Source	V <sub>BST</sub> - V <sub>CLN</sub> =12V, V <sub>DH</sub> - V <sub>CLN</sub> =6V	1.0	1.8		Α
R <sub>DH</sub>	High-Side Sink Resistor	V <sub>BST</sub> - V <sub>CLN</sub> =12V		2.8	3.8	Ω
$I_{DL}$	Low-Side Current Source	V <sub>CC</sub> =12V, V <sub>DL</sub> =6V	1.0	1.8		Α
$R_{DL}$	Low-Side Sink Resistor	V <sub>CC</sub> =12V		2.8	3.8	Ω
T <sub>DT</sub> <sup>(2)</sup>	Dead Time	V <sub>CC</sub> =12V, D <sub>H</sub> & D <sub>L</sub> =1000pF	50	70	90	ns
Total Operat	ing Current					
I <sub>CC_OP</sub>	Operating Supply Current	V <sub>CC</sub> =12V, No load	3.3	4.3	5.3	mA
I <sub>CC_SBY</sub>	Standby Current (Disabled)	SS1/ENB=SS2/ENB=0V		0.7	1.0	mA

#### Notes:

- 1. Not tested in production, 30pcs sample.
- 2. When  $V_{DL}$  falls less than 2V relative to  $V_{DH}$  rising to 2V.

### **Timing Diagrams**





Figure 4. Timing Chart of Two-Stage Soft-Start

#### **Typical Performance Characteristics**


Unless otherwise noted, values are for V<sub>CC</sub>=12V, T<sub>A</sub>=+25°C, C<sub>SS1/ENB</sub>=150nF and C<sub>SS2/ENB</sub>=168nF.



dX: 2./13333 ms
X: 871.111 us
dY: 2.66 V
Y: 400 mV

Figure 5. Power On at 0.3A Load

Figure 6. Power On at 3.6A Load







Figure 7. Power On at 9A Load

Figure 8. Power On at 18A Load






Figure 9. Power Off with 0.3A Load

Figure 10. Power Off with 18A Load

#### **Typical Performance Characteristics** (Continued)

Unless otherwise noted, values are for V<sub>CC</sub>=12V, T<sub>A</sub>=+25°C, C<sub>SS1/ENB</sub>=150nF and C<sub>SS2/ENB</sub>=168nF.




Figure 11. Phase Shift at 0.3A Load




Figure 12. Phase Shift at 18A Load




Figure 13. Dead Time at 0.3A Load (Rising Edge)




Figure 14. Dead Time at 0.3A Load (Falling Edge)




Figure 15. Dead Time at 18A Load (Rising Edge)




Figure 16. Dead Time at 18A Load (Falling Edge)

#### **Typical Performance Characteristics** (Continued)

Unless otherwise noted, values are for V<sub>CC</sub>=12V, T<sub>A</sub>=+25°C, C<sub>SS1/ENB</sub>=150nF and C<sub>SS2/ENB</sub>=168nF.




Figure 17. Load Transient Response (Step-Up) 20kΩ/22nF in Compensation Loop




Figure 18. Load Transient Response (Step-Down) 20kΩ/22nF in Compensation Loop




Figure 19. Over-Current Protection (OCP)




Figure 20. Over-Current Protection ("Hiccup" Mode)




Figure 21. Over-Voltage Protection (OVP)




Figure 22. I<sub>OCSET</sub> vs. Temperature

#### **Functional Description**

The SG1577A is a dual-channel voltage-mode PWM controller. It has two sets of synchronous MOSFET driving circuits. The two channels are running 180-degrees out of phase. The following descriptions highlight the advantages of the SG1577A design.

#### Soft Start

An internal start-up current (35/15 $\mu$ A) flows out of SS/EN pin to charge an external capacitor. During the startup sequence, SG1577A isn't enabled until the SS/ENB pin is higher than 1.2V. From 1.2V to (1.2 + 1.6 x D<sub>ON</sub> / D<sub>ON\_MAX</sub>) V, the PWM duty cycle gradually increases following the SS/ENB pin voltage to bring output rising. After (1.2 + 1.6 x D<sub>ON</sub> / D<sub>ON\_MAX</sub>) V, the soft-start period ends and SS/ENB pin continually rises to 4.8V. When input power is abnormal, the external capacitor on the SS pin is shorted to ground and the chip is disabled.

$$\begin{split} &C_{SS1} \times (1.4 \text{V} - 1.2 \text{V}) = 35 \text{uA} \times t_1; \ C_{SS1} \times (1.2 \text{V} + 1.6 \times \frac{\frac{5}{12}}{0.9} - 1.4 \text{V}) = 15 \text{µA} \times t_2 \\ &; t_1 + t_2 = t_{SS1} \\ &C_{SS2} \times (1.4 \text{V} - 1.2 \text{V}) = 35 \text{µA} \times t_1; \ C_{SS2} \times (1.2 \text{V} + 1.6 \times \frac{\frac{3.3}{12}}{0.9} - 1.4 \text{V}) = 15 \text{µA} \times t_2 \\ &; t_1 + t_2 = t_{SS2} \\ &C_{SS1} \times 1.2 \text{V} = 35 \text{µA} \times t_3; \ \frac{C_{SS2} \times 0.3 \text{V}}{15 \text{µA}} + \frac{C_{SS2} \times (1.2 \text{V} - 0.3 \text{V})}{35 \text{µA}} = t_4 \\ &; t_4 - t_3 = t_{time-shift} \end{split}$$

#### **Over-Current Protection (OCP)**

Over-current protection is implemented by sensing the voltage drop across the drain and the source of external high-side MOSFET. Over-current protection is triggered when the voltage drop on external high-side MOSFET's RDS(ON) is greater than the programmable current limit voltage threshold. 120µA flowing through an external resistor between input voltage and the CLP pin sets the threshold of current limit voltage. When over-current condition is true, the system is protected against the cycle-by-cycle current limit. A counter counts a series of over-current peak values to eight cycles; the soft-start capacitor is discharged by a 50µA current until the voltage on SS pin reaches 1.2V. During the discharge period, the high-side driver is turned off and the lowside driver is turned on. Once the voltage on SS/ENB pin is under 1.2V, the normal soft-start sequence is initiated and the 35/15µA current charges the soft-start capacitor again.

$$\begin{split} I_{L(OCP)} &= \left[ \left( R_{SENSE} \ x \ I_{OCSET} + V_{OFFSET} \right) / \ R_{DS(ON)} - \\ \left( V_{IN} - V_{OUT} \right) x \ V_{OUT} / \left( f_{OSC} \ x \ L_{OUT} \ x \ V_{IN} \ x \ 2 \right) \right] \end{split} \tag{2}$$

where  $V_{OFFSET}$  ( = 10mV) is the offset voltage contributed by the internal OCP comparator.

#### **Error Amplifier**

The IN1 and IN2 pins are connected to the corresponding internal error amplifier's inverting input and the outputs of the error amplifiers are connected to the corresponding COMP1 and COMP2 pins. The COMP1 and COMP2 pins are available for control-loop

compensation externally. Non-inverting inputs are internally tied to a fixed  $0.7V \pm 1.5\%$  reference voltage.

#### **Oscillator Operation**

The SG1577A has a frequency-programmable oscillator. The oscillator is running at 61kHz when the RT pin is floating. The oscillator frequency can be adjusted from 61kHz up to 340kHz by an external resistor RRT between RT pin and the ground. The oscillator generates a sawtooth wave that has 90% rising duty. Sawtooth wave voltage threshold is from 1.2V to 2.8V. The frequency of oscillator can be programmed according to the following equation:

$$f_{OSC}$$
, RT(kHz) = 61kHz + 8522 /  $R_{RT}(k\Omega)$  (3)

#### **Output Driver**

The high-side gate drivers need an external bootstrapping circuit to provide the required boost voltage. The highest gate driver's output (15V is the allowed) on high-side and low-side MOSFETs forces external MOSFETs to have the lowest  $R_{DS(ON)}$ , which results in higher efficiency.

#### **Over-Temperature Protection (OTP)**

The device is over-temperature protected. When chip temperature is over 150°C, the chip enters tri-state (high-side driver is turned off). The hysteresis is 20°C.

## Type II Compensation Design (for Output Capacitors with High ESR)

SG1577A is a voltage-mode controller; the control loop is a single voltage feedback path, including an error amplifier and PWM comparator, as shown in Figure 23. To achieve fast transient response and accurate output regulation, an adequate compensator design is necessary. A stable control loop has a 0dB gain crossing with -20dB/decade slope and a phase margin greater than 45°.




Figure 23. Closed Loop

#### 1. Modulator Frequency Equations

The modulator transfer function is the small-signal transfer function of  $V_{\text{OUT}}/V_{\text{E/A}}.$  This transfer function is dominated by a DC gain and the output filter (Lo and Co) with a double-pole frequency at  $f_{\text{LC}}$  and a zero at  $f_{\text{ESR}}.$  The DC gain of the modulator is the input voltage (VIN) divided by the peak-to-peak oscillator voltage  $\Delta V_{\text{RAMP}}(=1.6\text{V}).$  The first step is to calculate the complex conjugate poles contributed by the LC output filter. The output LC filter introduces a double pole, -40dB / decade gain slope above its corner resonant frequency, and a total phase lag of 180 degrees. The resonant frequency of the LC filter expressed as:

$$f_{P(LC)} = \frac{1}{2\pi \times \sqrt{L_O \times C_O}} \tag{4}$$

The next step of compensation design is to calculate the ESR zero. The ESR zero is contributed by the ESR associated with the output capacitance. Note that this requires that the output capacitor should have enough ESR to satisfy stability requirements. The ESR zero of the output capacitor is expressed as:

$$f_{Z(ESR)} = \frac{1}{2\pi \times C_O \times ESR}$$
 (5)

#### 2. Compensation Frequency Equations

The compensation network consists of the error amplifier and the impedance networks  $Z_{\text{C}}$  and  $Z_{\text{f}}$ , as Figure 24 shows.




Figure 24. Compensation Loop

$$f_{P1} = 0$$

$$f_{Z1} = \frac{1}{2\pi \times R_2 \times C_2}$$

$$f_{P2} = \frac{1}{2\pi \times R_2 \times (C_1 / / C_2)}$$
(6)

Figure 25 shows the DC-DC converter gain vs. frequency. The compensation gain uses external impedance networks  $Z_{\text{C}}$  and  $Z_{\text{f}}$  to provide a stable, high-bandwidth loop.

High crossover frequency is desirable for fast transient response, but often jeopardizes system stability. To cancel one of the LC filter poles, place the zero before the LC filter resonant frequency. Place the zero at 75% of the LC filter resonant frequency. Crossover frequency should be higher than the ESR zero, but less than 1/5 of the switching frequency. The second pole should be placed at half the switching frequency.




Figure 25. Bode Plot

#### **Layout Considerations**

Layout is important in high-frequency switching converter design. If designed improperly, PCB can radiate excessive noise and contribute to converter instability.

Place the PWM power stage components first. Mount all the power components and connections in the top layer with wide copper areas. The MOSFETs of buck, inductor, and output capacitor should be as close to each other as possible to reduce the radiation of EMI due to the high-frequency current loop. If the output capacitors are placed in parallel to reduce the ESR of capacitor, equal sharing ripple current should be considered. Place the input capacitor near the drain of high-side MOSFET. In multi-layer PCB, use one layer as power ground and have a separate control signal ground as the reference for all signals. To avoid the signal ground being affected by noise and to achieve the best load regulation, it should be connected to the ground terminal of output.

Follow the below guidelines for best performance:

- A two-layer printed circuit board is recommended.
- Use the bottom layer of the PCB as a ground plane and make all critical component ground connections through vias to this layer.
- Keep the metal running from the CLNx terminal to the output inductor short.
- Use copper-filled polygons on the top (and bottom, if two-layer PCB) circuit layers for the CLN node.
- The small-signal wiring traces from the DLx and DHx pins to the MOSFET gates should be kept short and wide enough to easily handle the several amps of drive current.
- The critical, small-signal components include any bypass capacitors (SMD-type of capacitors applied at VCC and SSx/ENB pins), feedback components (resistor divider), and compensation components (between INx and COMPx pins). Position those components close to their pins with a local, clear, GND connection or directly to the ground plane.

- Place the bootstrap capacitor near the BSTx and CLNx pins.
- The resistor on the RT pin should be near this pin and the GND return should be short and kept away from the noisy MOSFET's GND (which is shorted together with IC's PGND pin to GND plane on back side of PCB).
- Place the compensation components close to the INx and COMPx pins.
- The feedback resistors for both regulators should be located as close as possible to the relevant INx pin with vias tied straight to the ground plane as required.
- Minimize the length of the connections between the input capacitors, CIN, and the power switchers (MOSFETs) by placing them nearby.
- Position both the ceramic and bulk input capacitors as close to the upper MOSFET drain as possible and make the GND returns short (from the source of lower MOSFET to V<sub>IN</sub> capacitor GND).
- Position the output inductor and output capacitors between the upper MOSFET and lower MOSFET and the load.
- AGND should be on the clearer plane and kept away from the noisy MOSFET GND.
- PGND should be short, together with MOSFET GND, then through vias to GND plane on the bottom of PCB.

#### **Physical Dimensions** 13.00 12.60 11.43 В 9.50 10.65 7.60 10.00 7.40 PIN ONE 0.35 **INDICATOR ⊕** 0.25 **M** C B A LAND PATTERN RECOMMENDATION 2.65 MAX SEE DETAIL A 0.33 0.20 0.10 C 0.30 0.10 SEATING PLANE 0.75 0.25 × 45° NOTES: UNLESS OTHERWISE SPECIFIED (R0.10) A) THIS PACKAGE CONFORMS TO JEDEC **GAGE PLANE** MS-013, VARIATION AC, ISSUE E (R0.10) B) ALL DIMENSIONS ARE IN MILLIMETERS. 0.25 C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS. D) CONFORMS TO ASME Y14.5M-1994 1 27 0.40 SEATING PLANE E) LANDPATTERN STANDARD: SOIC127P1030X265-20L -(1.40)F) DRAWING FILENAME: MKT-M20BREV3 DETAIL A

Figure 26. 20-Lead Small Outline Package (SOP)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.





The Power Franchise®

juwer franchisa

TinyBoost™

TinyBuck™

TinyCalc™

TinyLogic®

TINYOPTO\*\*

TinyPower™

#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

**FPSTM** Auto-SPM™ F-PFS™ Build it Now™ FRFET® CorePLUS™

Global Power Resource<sup>sм</sup> CorePOWER\*\* Green FPS™ Green FPS™ e-Series™ CROSSVOLT™ Gmax™ CTL™ GTO™

IntelliMAX™

MegaBuck™

MicroFET™

MicroPak™

MillerDrive™

MotionMax™

Motion-SPM™

OPTOLOGIC®

PDP SPM™

OPTOPLANAR®

ISOPLANAR™

MIČROCOUPLER™

Current Transfer Logic™ EcoSPARK® EfficientMa×™ EZSWTCH™\*

Fairchild® Fairchild Semiconductor®

FACT Quiet Series™ FACT® FAST®

Fast∨Core™ FETBench™ FlashWriter®\*

PowerTrench® PowerXS™

Programmable Active Droop™

**QFET** QS™ Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™ SignalWise™

SmartMax™ SMART START™ SPM® STEALTH™ SuperFET™ SuperSOT™3 SuperSOT™6 SuperSOT™8 SupreMOS™ SyncFET™ Sýnc-Lock™

Tiny₽WM™ TinyWire™ TriFault Detect™ TRUECURRENT\*\*\* μSerDes™ UHC' Ultra FRFET™ UniFET™  $VCX^{TM}$ VisualMax™

XS™

SYSTEM OF Power-SPM™ \* Trademarks of System General Corporation, used under license by Fairchild Semiconductor,

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THERBIN, WHICH COVERS THESE PRODUCTS

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

Definition of Terms				
Datasheet Identification	et Identification Product Status Definition			
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		

Rev 142